We investigate the complexity of uniform OR circuits and AND circuits of polynomial-size and depth. As their name suggests, OR circuits have OR gates as their computation gates, as well as the usual input, output and constant 0/1 gates. As is the norm for Boolean circuits, our circuits have multiple sink gates, which implies that an OR circuit computes an OR function on some subset of its input variables. Determining that subset amounts to solving a number of reachability questions on a polynomial-size directed graph (which input gates are connected to the output gate?), taken from a very sparse set of graphs. However, it is not obvious whether or not this (restricted) reachability problem can be solved, by say, uniform AC 0 circuits (constant depth, polynomial-size, AND, OR, NOT gates). This is one reason why characterizing the power of these simple-looking circuits in terms of uniform classes turns out to be intriguing. Another is that the model itself seems particularly natural and worthy of study.
Introduction
We look at the complexity of simple problems: those defined by uniform OR circuits and AND circuits of polynomial-size and depth. As their name suggests, OR circuits have only OR gates as their computation gates, as well as the usual input gates, constant (0/1) gates, and an output gate. As is the norm for Boolean circuits, our circuits have multiple sink gates, which implies that an OR circuit computes an OR function on some subset of its input variables. Determining that subset amounts to solving a number of reachability questions on a polynomial-size directed graph (i.e. which input gates are connected to the output gate?), taken from a very sparse set of graphs. It is not obvious whether or not these reachability questions can be solved, in say, uniform AC 0 . Yet these problems are trivially in non-uniform-AC 0 . This is one reason why characterizing the power of these simple-looking circuits in terms of uniform classes turns out to be intriguing. Another is that the model itself seems particularly natural and worthy of study.
Our goal is the systematic characterization of polynomial-size uniform OR circuits, and AND circuits, in terms of known uniform machine-based complexity classes. In particular, we consider the languages reducible to such circuit classes, under a variety of reductions. We give upper and lower bounds on the computational power of these classes. We find that they are closely related to tallyNL, the set of unary languages within NL, and to sets reducible to tallyNL. Specifically, for a variety of types of reductions (AC 0 many-one, conjunctive truth-table, disjunctive truth-table, truth-table, Turing) we give characterizations of languages reducible to OR circuit classes in terms of languages reducible to tallyNL classes. Two of the OR classes are shown to coincide, and others are proven to be distinct. We give analogous results for AND circuits. Finally, for many of our OR circuit classes, and analogous AND circuit classes, we prove whether or not the two classes coincide, although we leave one such inclusion open. These results are summarized in Figure 1 .
We also look at a related notion called semi-uniformity where the uniformity function for a circuit family gets access to the input word (and not merely its length). For sufficiently weak uniformity functions, this notion is analogous to a reduction to a circuit value problem, and there is a very simple proof that uniformity is a strictly weaker notion than semi-uniformity. Although not covered in this paper, these ideas can be used in an analogous proof that semi-uniformity is strictly stronger than uniformity in a model called membrane systems [21] , answering an open question in that field [24] , but which is much simpler to state and prove here in the setting of Boolean circuits.
The paper is structured as follows. We begin with basic definitions and results in Sections 2 and 3. Section 4 contains our main results on characterizing the power of polynomial-size uniform OR circuits. We give lower and upper bounds, or characterizations, of the complexity classes defined by OR circuits under various kinds of reductions. Specifically, we show that polynomial-size uniform OR circuits contain tallyNL and are properly contained in FAC 0 dtt (tallyNL), i.e. the class of languages AC 0 disjunctive truthtable reducible to tallyNL. We go on to show that the following three classes coincide: languages manyone reducible, and disjunctive truth-table reducible, to uniform OR circuits, and the class FAC 0 dtt (tallyNL). These results are shown on the left hand side of Figure 1 . Analogous results for AND circuits are shown on the right of the same figure and are presented in Section 5. Results on semi-uniformity are given in Section 6.
Since we are working with extremely weak classes it is important to use appropriate reductions between problems and appropriate uniformity requirements on circuits. We use DLOGTIME-uniform FAC 0 [8] for reductions [5, 4, 3] and circuit uniformity [1, 2] , which is powerful enough to implement a variety of encoding/decoding functions, but yet suitable for use with our (weak) classes.
One way to think about uniform OR circuits is that they compute the OR function on a subset of n input variables, that subset being defined via a number of directed graph connectivity questions that are implicitly encoded by the uniformity condition. The seemingly simpler OR function on all n variables is trivially in depth 1 uniform AC 0 , yet there are unanswered questions there too. For example, it is not known if the OR function on all n variables (or indeed the AND function) is in CC 0 [q], the class of problems accepted by constant depth polynomial-size circuits that use MOD q gates [15] . It would be interesting to look at the power of uniform polynomial-size circuits consisting of other, apparently weak, gates, such as XOR. Ko [19] shows that the classes of languages polynomial time disjunctive and conjunctive reducible to tally are distinct. If it is possible to apply Ko's technique, or something like it, to our much more restrictive setting (i.e. AC 0 disjunctive/conjunctive reducible to tallyNL), this would show that the four classes AC 0 many-one, disjunctive truth -table, conjunctive truth-table, and truth-table reducible to tallyNL are in fact distinct, which would in turn clarify the relationship between the OR and AND classes that we consider.
Definitions
We now give some basic definitions based on those in the literature [4, 6, 14] . For more details on Boolean circuits see [26] .
For a function f : {0, 1} * → {0, 1} * and integers m, n ≥ 1 let f n : {0, 1} n → {0, 1} m be the restriction of f to domain and range consisting of strings of length n and m respectively (we consider only functions f where for each n there is an m where all length-n strings in f 's domain are mapped to length-m strings, thus f = n f n ).
A circuit on n variables w 0 , . . . , w n−1 is a directed acyclic multi-graph (there may be multiple edges, or wires, between vertices-useful for oracle gates). The vertices of the circuit are generally referred to as gates. The in-degree (out-degree) of a gate is called its fan-in (fan-out). Each source vertex (fan-in 0) is labelled either by one of the input variables w 0 , . . . , w n−1 or by a constant "0" or "1" (false or true). Each non-source vertex is labelled by a function name, such as AND, OR, NOT, or ORACLE.
In this paper, we use ORACLE gates. For a given circuit C, it will be the case that all ORACLE gates in C compute exactly the same Boolean function g : {0, 1} n → {0, 1} for n > 1, although of course their inputs may be different. We are using the following conventions for circuits with tally oracles. The tally alphabet is {1}. A tally oracle gate with n ordered input wires, takes a string of the form 0 n−i 1 i , 0 ≤ i ≤ n (encoding the unary word 1 i ) as input, and outputs a single bit.
Gates with fan-out of 0 (called sinks) may or may not be designated as output gates.
Given an input w ∈ {0, 1} n , one can inductively assign a Boolean value to each vertex of a circuit as follows: each source (input) vertex labelled by an input variable gets the value of that variable, each source (constant) vertex labelled by a constant gets the value of that constant, and each other vertex gets the value of the function that labels it applied to the values of its children. Incoming and outgoing edges to a vertex are assumed to be ordered (for oracle gates).
The depth of a circuit is the length of the longest path from an input vertex to an output vertex. The size of a circuit is the number of wires it contains [4] . A circuit computes a function on a fixed number of Boolean variables. We consider functions of an arbitrary number of variables by defining (possibly infinite) families of circuits. We say a family of circuits C = {C n | n ∈ N} computes a function f : {0, 1} * → {0, 1} * if for all n ∈ N, and for all w ∈ {0, 1} n circuit C n outputs the string f (w) (we consider only functions f where for each n there is an m where all length-n strings in f 's domain are mapped to length-m strings). We say a family of circuits C decides a language L ⊆ {0, 1} * if for each w ∈ {0, 1} n circuit C n ∈ C on input w outputs 1 if w ∈ L and 0 if w / ∈ L. In a non-uniform family of circuits there is no required similarity between family members. In order to specify such a requirement we use a uniformity function that algorithmically specifies the similarity between members of a circuit family. Roughly speaking, a uniform circuit family C is an infinite sequence of circuits with an associated function f : {1} * → C that generates members of the family and is computable within some resource bound. More precisely:
Definition 1 (C-Uniform circuit family). Let C be a set of functions. A circuit family C is C-uniform, if there is function f ∈ C, f : {1} * → C, where f (1 n ) = C n for all n ∈ N, and C n ∈ C is a description of a circuit with n input gates (we use C n to denote either a circuit or its encoding as a binary string).
When dealing with uniformity for small complexity classes one of the preferred uniformity conditions is DLOGTIME-uniformity [8] . This definition uses an ordering on wires that leave and enter a given gate.
Definition 2 ([4]).
A circuit family C is DLOGTIME-uniform if there is a procedure that on input (n, i, r, j, s,t), where n, i, r, j, s ∈ N are encoded in binary and t is a gate type (e.g., AND, OR, NOT, input, 0, 1) encoded in binary, runs in time linear in its input size and accepts if and only if the gate of C n having label i is of type t and its r-th child is the s-th output of the gate having label j. In the case where gate i is an input gate, the procedure accepts if gate i takes the value of the s-th input bit. Furthermore, the procedure accepts inputs of the form (n, i, j, s, out put) if and only if the s-th output wire of gate i is the j-th output gate of the circuit C n . We also require that the procedure accepts the input (n, i, d) if and only if d is equal to the fan-in of the gate of C n having label i. AC 0 is the set of languages decidable by constant-depth polynomial-size (in input length n) DLOGTIME-uniform circuits built using unbounded fan-in AND and OR gates, and NOT gates with fanin 1. FAC 0 is the class of functions computable by polynomial-size constant-depth DLOGTIME-uniform circuits built using unbounded fan-in AND and OR gates, and NOT gates with fan-in 1.
An OR circuit is a circuit that uses only disjunctive logic, that is, a circuit that has only OR, constant, and input gates. One of the OR gates is denoted as the output gate. Similarly an AND circuit is a circuit that uses only conjunctive logic, that is, a circuit that has only AND, constant, and input gates. One of the AND gates is denoted as the output gate. Note that OR and AND circuits may have multiple non-output sinks. Let non-uniform-OR (non-uniform-AND) be the set of decision problems that solved by non-uniform families of OR (AND) circuits.
In this paper, we are concerned with FAC 0 -uniform-OR: the class of languages solved by uniform polynomial size OR circuits, formally defined as follows. Proof. An OR circuit computes an OR function on some subset of its inputs; in general there is no AND circuit that computes the same function, and vice-versa.
NL is the class of languages accepted by non-deterministic logarithmic-space Turing machines. Such machines have a read-only input tape, a write-only output tape and a read-write work tape whose length is a logarithmic function of input length. The class of functions f : {0, 1} * → {0, 1} * computed by nondeterministic logarithmic-space Turing machines (with an additional write-only output tape) is denoted FNL. Let tally be the set of all languages over the one-letter alphabet {1}. Let length be the set of all languages L ⊆ {0, 1} * such that if w ∈ L then all words in {0, 1} |w| are in L.
We define tallyNL = tally ∩ NL, i.e. the class of all tally languages and length encoded languages in NL. Let tallycoNL = tally ∩ coNL. The following lemma follows from NL = coNL, (i.e. let L ∈ tallyNL NL = coNL, then L ∈ coNL implies L ∈ tallycoNL; a similar argument holds for the converse):
Let lengthNL = length ∩ NL and lengthcoNL = length ∩ coNL. Also lengthNL = lengthcoNL. We make use of functions from the class tallyFAC
Parity ⊆ {0, 1} * is the set of binary strings that contain an odd number of 1s.
Reductions
For concreteness, we explicitly define some standard types of reductions. Let A, B ⊆ {0, 1} * .
Definition 6 (Many-one reducible). Set A is many-one reducible to set B, written A ≤ C m B, if there is a function f that is C-computable with the property that for all w, w ∈ A, if and only if f (w) ∈ B.
The following definition of truth table reductions comes from [9, 10] , for a more formal definition see [20] .
Definition 7 (Truth-table reduction).
Set A is C truth-table reducible to B, written A ≤ C tt B, if there exists C-computable functions τ and σ such that for all w ∈ {0, 1} * , τ(w) is a list of ∈ N strings a 1 , . . . , a , also σ (w) is a truth table (Boolean function) with variables, and w ∈ A if and only if σ (χ B (a 1 ), . . . , χ B (a )) evaluates to true, where χ B is the characteristic function of B.
A disjunctive truth table reduction (dtt) is one where at least one string generated by τ(w) is in B. Or equivalently, where σ (w) = 1≤i≤ χ B (a i ). A conjunctive truth table reduction (ctt) is one where all the strings generated by τ(w) are in B. Or equivalently, where σ (w) = 1≤i≤ χ B (a i ). Definition 8 (Turing reducible). Set A is C Turing reducible to B, written A ≤ C T B, if there is a Ccomputable oracle circuit (or Turing machine) M such that w ∈ A iff M accepts w with B as its oracle.
The following implications follow directly from these definitions, for more details see [20] .
be the set of all languages that are FAC 0 reducible to languages in C via some type of reduction r ∈ {m, dtt, ctt, tt, T}. Binary to Unary There is a constant depth circuit family where circuit C n takes as input some word w ∈ {0, 1} n and outputs 1 x where x is the positive integer encoded in the first log 2 n bits of w [11] . It can be shown that this circuit family is DLOGTIME uniform and so this conversion from short binary strings to unary is in FAC 0 .
Some useful FAC
Unary to Binary There is a constant depth circuit family where circuit C n takes as input some word w = 0 n−x 1 x where 0 ≤ x ≤ n, and outputs the binary encoding of x [11] . It can be shown that this circuit family is DLOGTIME uniform and so unary to binary conversion is in FAC 0 .
Configuration graphs
Definition 9 (Configuration Graph). Let w ∈ {0, 1} * be the input to a halting Turing machine M. The configuration graph C M,w is a directed acyclic graph where each vertex encodes a configuration of M on inputs of length |w|. The graph C M,w has a directed edge from a vertex c to a vertex c if the configuration encoded by c can be reached from the configuration encoded by c in one step via M's transition function.
A configuration graph C M,w has the property that there is a directed path from the vertex c s representing the start configuration, to the accept vertex c a if an only if M accepts input w. Lemma 10 follows from [16, 18] . Lemma 10. Given the binary encoding of a Turing machine M, which has state set Q and has an FAC 0 computable space bound s = O(log |w|), and given an input w, the configuration graph C M,w is computable in DLOGTIME-uniform-FAC 0 and is of size O(2 s |w||Q|). 
Languages reducible to tallyNL
In this work we consider the class tallyNL as well as classes AC 0 many-one, disjunctive truth -table,  conjunctive truth-table, truth-table, and Turing reducible to tallyNL. Their containment relationships are shown in Figure 1 . We prove the following for completeness.
Since the circuit and the oracles compute functions in NL, there is a non-deterministic logspace Turing machine that computes the composition of these functions.
( =) Parity ∈ NL. We know that Parity ∈ non-uniform-AC 0 [12] and that tally ⊆ non-uniform-AC 0 , hence it is sufficient to prove that FAC
. Consider a family of circuits C L that recognizes L and makes use of the Turing machine M as the tally oracle. Let w ∈ {0, 1} * , and consider the circuit C |w| ∈ C L that decides whether or not w ∈ L. There is some number k ∈ N of oracle gates in C |w| . The ith such oracle gate, i ∈ {1, 2, . . . , k}, takes one of m + 1 inputs where m is the number of wires into the gate (recall that inputs to the gate are of the form 0 m− j 1 j ). We (non-uniformly) replace oracle gate i with the gadget shown in Figure 2 . This gadget encodes tally machine answers as constants. The replacement can be done knowing |w| (and not knowing w). We replace all k tally oracle gates with this gadget to get a new circuit that is a constant factor (i.e. 5 times) deeper than C |w| and polynomially (in |w|) larger. Applying this transformation to the entire family C results in a non-uniform AC 
Uniform OR circuits
In this section we consider the relationship between uniform polynomial-size OR circuits and tallyNL. We also consider the classes of languages reducible to these classes by suitably weak reductions. We begin with a lengthNL lower bound on uniform polynomial size OR circuits. For this lower bound we consider lengthNL rather than tallyNL because OR circuits act on binary strings and lengthNL is a binary analogue of tallyNL (with almost the same proof we get an analogous tallyNL lower bound for FAC 0 -uniform-OR if we restrict to inputs from {1} * ).
Proof. Let L ∈ lengthNL. L is accepted by a non-deterministic logspace Turing machine M, for which one or more computation paths are accepting exactly for those words w ∈ L ⊆ {0, 1} * . The configuration graph C M,w for M on input w ∈ {0, 1} * is FAC 0 computable from M and w (see Lemma 10) . We construct the configuration graph assuming that its input w is 1 |w| (recall that if w ∈ L then all words in {0, 1} |w| are in L). We modify the graph C M,w to create an OR circuit as follows. Each edge becomes a wire and each vertex becomes an OR gate, except the start vertex (representing the initial configuration of M on input 1 |w| ) which becomes a constant 1 gate. We add |w| "dummy" input gates that are not wired to anything. We add a new OR gate that is the circuit's output gate, and a constant 0 is wired into the every OR gate in the circuit. All accept-vertices (representing the accepting configurations) are wired into this output gate. If w ∈ L the circuit accepts since there is a path from 1 to the output gate. If w ∈ L the circuit rejects since there is no path from 1 to the output gate.
If we apply this transformation to the set of all configurations graphs for the fixed machine M over all inputs w ∈ {1} * , we get a circuit family C. Members of such a circuit family are computable by an
Consider the language L = {w | w has at least one 1} which is easily seen to be in FAC 0 -uniform-OR but not in lengthNL, giving the required inequality for strict containment.
Next we show that the languages accepted by uniform polynomial-size OR circuits are strictly contained in those disjunctive truth-table reducible to tallyNL. 
To show that any of the binary words τ(w) = (x 1 , x 2 , . . . , x m ) are in L (i.e. are accepted by the OR circuit family) it is sufficient to show that there is a single bit 1 in a word from τ(w) such that the bit's assigned input gate is on a path to the output gate in the appropriate OR circuit (or that there is a constant 1 gate in some circuit that is on a path to the output gate).
With this in mind, we define the function τ ∈ FAC
0
, from {0, 1} * to the set of tuples of unary words.
τ (w) = (u 1 , . . . , u q(|w|) ), where q(|w|) is polynomial in |w|, such that for each bit i in each word x l in τ(w), there is a unary word u l,i in τ (w) that encodes both |x l | (i.e. the length of x l ) and i, specifically:
Here u l,i is the (l, i)th word in τ (w), x l is the lth word in τ(w) and ·, · denotes the pairing function in Section 2.2. (Note that 0 bits are not uniquely encoded; our construction does not require it.) Now we argue that τ ∈ FAC
. Each of the q(|w|) unary words in τ (w) are computed independently and in parallel. The (l, i)th unary word is computed as follows: First compute x l ∈ {0, 1} * , which is the lth word in τ(w). If the ith bit of x l is 0 then output the unary word 1. Otherwise compute the pairing k = i, |x l | (Section 2.2), convert the binary number k to unary to give 1 k which is then output in an encoded form as 0 z−k 1 k where 1 ≤ k < z, z = 2 2 log |w|+1 ∈ O(|w| 2 ). The (l, i)th sub-circuit of τ is composed of a constant number of FAC , f : {1} * → C, be the uniformity function of the OR-circuit family that recognises L . We next define a non-deterministic Turing machine M f that takes unary input, and makes use of f . The machine M f is defined to reject on input word 1 and accept input 1 k if k > 1 and if the un-pairing (see Section 2.2) of the binary encoding of k gives two binary numbers n and i, such that there is a path from the ith input gate to the output gate of circuit f (1 n ). M f also accepts if i = n and there is a path from some constant 1 gate to the output gate of circuit f (1 n ). M f works as follows. M f computes the unary to binary conversion and the un-pairing routine in logspace (see Section 2.2). By hypothesis, the uniformity function f is in FAC 0 so, by using the standard re-computation trick [7, 22] for logspace Turing machines, M f both computes f and tests reachability from input gate i to the output gate of circuit f (1 n ) in non-deterministic logspace. Hence, if there is a path from input gate i (or some constant 1 gate) to the output gate then M f accepts, otherwise if no path is found then M f rejects. Moreover, since M f uses space O(log k), the language it accepts is in tallyNL. M f will be our tallyNL oracle machine. We now prove that for any w ∈ {0, 1} * , at least one word in the tuple τ (w) is accepted by at least one of the M f oracle machines iff w ∈ L. If w ∈ L then there exists a word x in the tuple τ(w) with at least one bit with value 1 that is assigned to an input gate that is on a path to the output gate in OR circuit f (1 |x| ). This means that the tuple of words τ (w) contains at least one unary word that encodes |x| and i, where i is the bit position assigned to 1. By the construction in the previous paragraph, this word in τ (w) is accepted by M f . If w / ∈ L then by hypothesis there are no words in τ(w) that are accepted by the uniform OR circuit family. Any 0's in words from τ(w) become encoded as the input 1 to M f , which is rejected by M f since k = 1. While τ(w) may contain words x with bits set to 1 (or constant bits set to 1), these bits are assigned to input (or constant) gates that do not have a path to the output gate in the circuit f (1 |x| ). Hence, none of these words in τ (w) will be accepted by the oracle calls to M f .
Therefore τ is a disjunctive truth-table reduction from L to a language in tallyNL.
Proof. Let L ∈ FAC 0 dtt (tallyNL) with T ∈ tallyNL as the oracle language. That is, there exists a function τ ∈ FAC 0 that maps {0, 1} * to the set of tuples of unary words, where at least one word in the tuple
Let r : {0, 1} * → {0, 1} * . Let the notation r(w) k denote the kth bit of the word r(w). The function r is defined in a bitwise fashion as follows:
We claim that r is an FAC . Without loss of generality we say that τ(w) is a tuple of ∈ N unary words, each of length ≤ q ∈ N, and each of which is padded up to length q with 0's (i.e. the unary word 1 k is padded to be 0 q−k 1 k ; this technicality comes from the fact that the circuit has a fixed number q of wires used encode a unary string which is dependent on the circuit input). Then, in constant depth, the circuit translates each string of the form 0 q−k 1 k into a string of the form 0 q−k 10 k−1 . All such words are then bitwise ORed to give a single binary string of length q, that represents r(w). This is all easily achieved in FAC 0 . We now describe a uniform polynomial-size OR circuit family C. Let f M : {1} * → C be the uniformity function of the circuit family C. On 1 m , the function f M creates m configuration graphs: one configuration graph C M,k of machine M (that accepts T ) on input 1 k for each k ∈ {1, . . . , m} (a generalization of the technique used in the proof of Theorem 12). Then, each of the m graphs are modified and connected together to create a single OR circuit as follows. Each edge becomes a wire. The vertex in C M,k that represents the start configuration of M on input 1 k becomes the kth input gate of the OR circuit. All other vertices become an OR gate. For each k, all accept vertices of the graph C M,k (representing the accepting configurations) are wired into a new OR gate o k . We add a single constant 0 gate which is wired into every OR gate in the circuit. Finally each of the o k gates, where 1 ≤ k ≤ m, are wired into a single OR gate which is the output gate. C is of polynomial size (each circuit f M (1 m ) is of size polynomial in m), and it is relatively straightforward to verify that C is FAC 0 uniform. We need to argue that the circuit family C accepts r(w) iff w ∈ L. Suppose w ∈ L. This implies that the tuple τ(w) contains at least one word 1 j in the tally set T . In turn, this implies that bit j in r(w) is 1 (formally, r(w) j = 1). Let |r(w)| = m. The fact that M accepts 1 j implies that the circuit c m = f M (1 m ) ∈ C is constructed in such a way that its jth input gate is on a path to its output gate. Input gate j is set to 1, therefore circuit c m accepts r(w).
Suppose w ∈ L. Hence, no word in the tuple τ(w) is in the tally set T . Let 1 j be any unary word in the tuple τ(w). In turn, this implies that bit j in r(w) is 1 (formally, r(w) j = 1). Let |r(w)| = m. Consider the circuit C m = f M (1 m ) ∈ C. Since the Turing machine M does not accept 1 j , this implies that there is no path from input gate j in C m to the output gate of C m . Since C m is an OR circuit with no paths from the input gates that are set to 1 to the output gate, and where there are no constant 1 gates, it rejects r(w).
Therefore r is a many-one reduction from L to a language in FAC 0 -uniform-OR.
Section 5 contains our results on AND circuits, analogous to those shown here for OR circuits.
We omit the proofs of the following theorems, which can be obtained using the techniques in this section and those in Section 5. 
Uniform AND circuits
Here we give upper bounds and lower bounds on the power of uniform AND circuits in terms of tallyNL and problems reducible to tallyNL. The proofs have a similar flow to those for OR circuits in the Section 4, although in a number of cases different tricks are used.
We begin with an upperbound and lowerbound on polynomial-size uniform AND circuits: i.e. the class Proof. Let L ∈ lengthNL. Since lengthNL = lengthcoNL, this implies that L is accepted by a co-nondeterministic logspace Turing machine M, for which all computation paths are accepting exactly for those words w ∈ L. The configuration graph C M,w for M on input w ∈ {0, 1} * is FAC 0 computable from M and w (see Lemma 10) . We construct the configuration graph assuming that its input w is 1 |w| (recall that if w ∈ L then all words in {0, 1} |w| are in L). We modify the graph C M,w to create an AND circuit as follows. Each edge becomes a wire and each vertex becomes an AND gate, except the start vertex (representing the initial configuration of M on input w) which becomes a constant 0 gate. We add |w| "dummy" input gates that are not wired to anything. We add a new AND gate that is the circuit's output gate, and a constant 1 is wired into every AND gate in the circuit. All reject vertices (representing the rejecting configurations) are wired into the output gate. If w ∈ L the circuit accepts since there is no path from 0 to the output gate. If w ∈ L the circuit rejects since there is a path from 0 to the output gate.
If we apply this transformation to the set of all configurations graphs for the fixed machine M over all inputs w ∈ {1} * , we get a circuit family C. Members of such a circuit family are computable by an FAC 0 function f M : {1} * → C. Consider the language L = {1 n | n ∈ N} which is easily seen to be in FAC 0 -uniform-AND but not in lengthNL, giving the required inequality for strict containment.
Next we show that languages accepted by uniform polynomial-size AND circuits are strictly contained in those conjunctive truth-table reducible to tallyNL. 
To show that any of the binary words τ(w) = (x 1 , x 2 , . . . , x m ) are not in L (i.e. are rejected by the AND circuit family) it is sufficient to show that there is a single bit 0 in a word from τ(w) such that the bit's assigned input gate is on a path to the output gate in the appropriate AND circuit (or that there is a constant 0 gate in some circuit that is on a path to the output gate).
0
Here u l,i is the (l, i)th word in τ (w), x l is the lth word in τ(w) and ·, · denotes the pairing function in Section 2.2. (Note that 1 bits are not uniquely encoded; our construction does not require it.) Now we argue that τ ∈ FAC
. Each of the q(|w|) unary words in τ (w) are computed independently and in parallel. The (l, i)th unary word is computed as follows: First compute x l ∈ {0, 1} * , which is the lth word in τ(w). If the ith bit of x l is 1 then output the unary word 1. Otherwise compute the pairing k = i, |x l | (Section 2.2), convert the binary number k to unary to give 1 k which is then output in an encoded form as 0 z−k 1 k where 1 ≤ k < z, z = 2 2 log |w|+1 ∈ O(|w| 2 ). The (l, i)th sub-circuit of τ is composed of a constant number of FAC , f : {1} * → C, be the uniformity function of the AND-circuit family that recognises L . We next define a non-deterministic Turing machine M f that takes unary input, and makes use of f . The machine M f is defined to accept on input word 1 and reject input 1 k if k > 1 and if the un-pairing (see Section 2.2) of the binary encoding of k gives two binary numbers n and i, such that there is a path from the ith input gate to the output gate of circuit f (1 n ). M f also accepts if i = n and there is a path from some constant 0 gate to the output gate of circuit f (1 n ). M f works as follows. M f computes the unary to binary conversion and the un-pairing routine in logspace (see Section 2.2). By hypothesis, the uniformity function f is in FAC 0 so, by using the standard re-computation trick [7, 22] for logspace Turing machines and the un-reachability algorithm [17, 25] M f both computes f and tests non-reachability from input gate i to the output gate of circuit f (1 n ) in non-deterministic logspace. Hence, if there is a path from input gate i (or some constant 0 gate) to the output gate then M f rejects, otherwise if no path is found then M f accepts. Moreover, since M f uses space O(log k), the language it accepts is in tallyNL = tallycoNL.
M f will be our tallyNL oracle machine. We now prove that for any w ∈ {0, 1} * , all words in the tuple τ (w) are accepted by the M f oracle machines iff w ∈ L. If w / ∈ L then there exists a word x in the tuple τ(w) with at least one bit with value 0 that is assigned to an input gate that is on a path to the output gate in AND circuit f (1 |x| ). This means that the tuple of words τ (w) contains at least one unary word that encodes |x| and i, where i is the bit position assigned to 0. By the construction in the previous paragraph, this word in τ (w) is rejected by M f .
If w ∈ L then by hypothesis there are no words in τ(w) that are rejected by the uniform AND circuit family. Any 1's in words from τ(w) become encoded as the input 1 to M f , which is accepted by M f since k = 1. While τ(w) may contain words x with bits set to 0 (or constant bits set to 0), these bits are not assigned to input (or constant) gates that have a path to the output gate in the circuit f (1 |x| ). Hence, none of the words in τ (w) will be rejected by the oracle calls to M f .
Therefore τ is a conjunctive truth-table reduction from L to a language in tallyNL. 
We claim that r is an FAC . Without loss of generality we say that τ(w) is a tuple of ∈ N unary words, each of length ≤ q ∈ N, and each of which is padded up to length q with 0's (i.e. the unary word 1 k is padded to be 0 q−k 1 k ; this technicality comes from the fact that the circuit has a fixed number q of wires used encode a unary string which is dependent on the circuit input). Then, in constant depth, the circuit translates each string of the form 0 q−k 1 k into a string of the form 1 q−k 0 1 1 k−1 . All such words are then bitwise ANDed to give a single binary string of length q, that represents r(w). This is all easily achieved in FAC 0 . We now describe a uniform polynomial-size AND circuit family C. Let f M : {1} * → C be the uniformity function of the circuit family C. On 1 m , the function f M creates m configuration graphs: one configuration graph C M,k of machine M (that accepts T ) on input 1 k for each k ∈ {1, . . . , m} (a generalization of the technique used in the proof of Theorem 20) . Then, each of the m graphs are modified and connected together to create a single AND circuit as follows. Each edge becomes a wire. The vertex in C M,k that represents the start configuration of M on input 1 k becomes the kth input gate of the AND circuit. All other vertices become an AND gate. For each k, all reject vertices of the graph C M,k (representing the rejecting configurations) are wired into a new AND gate o k . We add a single constant 1 gate which is wired into every AND gate in the circuit. Finally each of the o k gates, where 1 ≤ k ≤ m, are wired into a single AND gate which is the output gate. C is of polynomial size (each circuit f M (1 m ) is of size polynomial in m), and it is relatively straightforward to verify that C is FAC 0 uniform. We need to argue that the circuit family C accepts r(w) iff w ∈ L. Suppose w / ∈ L. This implies that the tuple τ(w) contains at least one word 1 j not in the tally set T . In turn, this implies that bit j in r(w) is 0 (formally, r(w) j = 0). Let |r(w)| = m. The fact that M rejects 1 j implies that the circuit c m = f M (1 m ) ∈ C is constructed in such a way that its jth input gate is on a path to its output gate. Input gate j is set to 0, therefore circuit c m rejects r(w).
Suppose w ∈ L. Hence, all words in the tuple τ(w) are in the tally set T . Let 1 j be any unary word in the tuple τ(w). In turn, this implies that bit j in r(w) is 0 (formally, r(w) j = 0). Let |r(w)| = m. Consider the circuit C m = f M (1 m ) ∈ C. Since the Turing machine M does not reject 1 j , this implies that there is no path from input gate j in C m to the output gate of C m . Since C m is an AND circuit with no paths from the input gates that are set to 0 to the output gate, and where there are no constant 0 gates, it accepts r(w).
Therefore r is a many-one reduction from L to a language in FAC 0 -uniform-AND.
Semi-uniform circuit families
We introduce a definition of semi-uniform families of Boolean circuits. This definition is inspired by the concept in membrane systems [23] . Polynomial-size semi-uniform OR circuits, and AND circuits, are shown to characterize NL.
Definition 26 (Semi-uniform circuit family). A semi-uniform circuit family C is a set of Boolean circuits, each with a single output gate and no input gates, such that there is a function h : {0, 1} * → C (computable within some resource bound) where h(x) = C x . We say that a semi-uniform circuit family C decides a language X if for each x, the circuit h(x) = C x ∈ C evaluates to 1 if x ∈ X and 0 if x / ∈ X.
Here, h is called the semi-uniformity function of C. The intuition behind the definition is that the semi-uniformity function has access to the entire input word, whereas more standard uniformity functions access only the input word length (in unary). -semi-uniform-AND is defined analogously using AND circuits. Finally, the class FAC 0 -semi-uniform-AND-OR is defined analogously using circuits that have both AND and OR gates. The proof of the following lemma is straightforward.
Lemma 28. FAC 0 -semi-uniform-AND-OR = P Proof. Any problem in P has a circuit family C with circuits using AND, OR, and NOT gates that is uniform by some function f ∈ FAC 0 , f : {1} * → C. There is a semi-uniformity function f : {0, 1} * → C for a semi-uniform circuit family C , that simulates f in the following way: For all x ∈ {0, 1} * , f (x) produces a circuit without input gates and where the string x and its bitwise complement are available as constants, and the circuit carries out a dual-rail logic simulation [13, 14] of the circuit f (|x|).
L is accepted by a non-deterministic logspace Turing machine M, i.e. one or more computation paths are accepting exactly for those words w ∈ L ⊆ {0, 1} * . Consider the configuration graph C M,w for M on input w ∈ {0, 1} * , which is FAC 0 computable from M and w (see Section 2.3). We modify the graph C M,w to create an OR circuit as follows. Each edge becomes a wire and each vertex becomes an OR gate, except the start vertex (which represents the initial configuration of M on w) which becomes a constant 1 gate. All accepting vertices (representing accepting configurations) are also wired to this output gate. We add a single constant 0 gate which is wired into every OR gate in the circuit. If w ∈ L the circuit accepts since there is a path from 1 to the output gate. If w ∈ L the circuit rejects since there is no path from 1 to the output gate and a 0 feeds into that gate. These simple modifications can be made in FAC -semi-uniform-OR, we claim that there is a non-deterministic logspace Turing machine M that recognizes L. Let h : {0, 1} * → C be the semi-uniformity function of C. On input x ∈ {0, 1} * , M computes h(x) and performs a simple reachability on the resulting OR circuit in the following way: M guesses a gate, if that gate is a constant 1-gate M then guesses a path from that gate, if the path ends at the output gate M accepts. 
Proof. (NL ⊆ FAC

0
-semi-uniform-AND) Let L ∈ tallyNL. Since tallyNL = tallycoNL (Lemma 5), this implies that L is accepted by a co-non-deterministic logspace Turing machine M, for which all computation paths accept exactly for those words w ∈ L ⊆ {0, 1} * . Consider the configuration graph C M,w for M on input w ∈ {0, 1} * , which is FAC 0 computable from M and w (see Section 2.3). We modify the graph C M,w to create an AND circuit as follows. Each edge becomes a wire and each vertex becomes an AND gate, except the start vertex (which represents the initial configuration on M on w) which becomes a constant 0 gate. We add a new AND gate that is the circuit's output gate. All reject vertex (representing the reject configurations) are wired into this output gate. We add a single constant 1 gate which is wired into every AND gate in the circuit. These modifications can be made in FAC 0 . If w ∈ L the circuit accepts since there is no path from 0 to the output gate. If w ∈ L the circuit rejects since there is a path from 0 to the output gate.
Fixing the machine M, and then considering this transformation on the set of all configurations graphs, one for each input w ∈ {0, 1} * , we get a semi-uniform circuit family C. Members of such a semi-uniform circuit family are computable by an FAC 0 function f M : {0, 1} * → C. (FAC 0 -semi-uniform-AND ⊆ NL) Let C be a semi-uniform AND circuit family that recognizes L ∈ FAC 0 -semi-uniform-AND. We claim that there is a co-nondeterministic logspace Turing machine M that recognizes L and thus L ∈ NL. Let h : {0, 1} * → C be the semi-uniformity function of C. On input x ∈ {0, 1} * , M computes h(x) and performs a simple reachability on the resulting AND circuit in the following way. Starting at the output gate, M guesses a path along the reverse direction of the edges (wires) until the path terminates. If the path terminates at a constant 1 gate M accepts, otherwise M rejects (in the latter case the path terminates at a 0 gate, as by definition there are no AND gates with in-degree 0 in the circuit). M accepts x if and only if all of its computations accept, which is equivalent to saying that each path from an in-degree 0 gate to the circuit's output gate begins at a constant 1 gate, and so the circuit accepts.
We have the following separation between uniform polynomial-size and semi-uniform OR circuits. The result also holds for AND circuits.
Theorem 31.
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